onsemi (Ansemi)
이미지는 예시일 수 있습니다.
제품 세부사항은 사양을 확인하세요.
MC100EP210SFAG
5 differential, dual LVDS, 2.5 V
범주
RTC/Clock Chip > Clock Buffer, Driver
설명하다
The MC100EP210S is a low skew 1:5 dual differential driver designed with LVDS clock distribution in mind. The LVDS or LVPECL input signal is differential and the signal is distributed to five identical differential LVDS outputs. The EP210S specifically guarantees low output-to-output skew. Optimized design, layout, and handling minimize skew within the device and from device to device. Two internal 50 ohm resistors are provided across the input. For LVDS input, the VTA and VTB pins should be disconnected. For LVPECL input, VTA and VTB pins should be connected to VTT (VCC-2.0 V) supply. Designers can take full advantage of the performance of the EP210S to distribute low-skew LVDS clocks on a chassis or main board. Special consideration should be given to differential inputs to prevent instability under no-signal conditions.
견적요청
모든 필수 필드를 작성하고
제출을 클릭하세요. 12시간 이내에 이메일로 연락드리겠습니다. 질문이 있으신 경우
[email protected] 에게 메시지를 남기거나 이메일을 보내주시면 최대한 빨리 답변해 드리겠습니다.
재고 62565 PCS