onsemi (Ansemi)
이미지는 예시일 수 있습니다.
제품 세부사항은 사양을 확인하세요.
MC100EP29DTR2G ECL Dual Differential Clock/Data D-Type Flip-Flop with Set and Reset

MC100EP29DTR2G

ECL Dual Differential Clock/Data D-Type Flip-Flop with Set and Reset
부품 번호
MC100EP29DTR2G
범주
Logic Devices > Flip Flops
제조사/브랜드
onsemi (Ansemi)
캡슐화
TSSOP-20
포장
taping
패키지 수
2500
설명하다
The MC10/100EP29 is a dual master-slave flip-flop. The device provides fully differential data and clock inputs and outputs. The MC10/100EP29 is functionally identical to the MC10/100EL29. Data enters the master latch when the clock is low and is transferred to the slave latch when the clock input is transitioning. The differential input employs special circuitry to ensure device stability under open input conditions. With both differential inputs left open, the Dbar input will be pulled down to VEE and the Dbar input will be biased to VCC / 2. The output will go to the specified state, but the state is random based on how the trigger is fired. Both flip-flops provide asynchronous override "set" and "reset" inputs. Note that the set and reset inputs cannot be high at the same time. The VBB pin (internal generated power supply) is only available for this device. For the single-ended input case, connect the unused differential input to VBB as the switch reference voltage. VBB can also re-bias AC-coupled inputs. When used, decouple VBB and VCC with 0.01uF capacitors and limit current source or sink to 0.5 mA. VBB should be left open when not in use. The 100 series includes temperature compensation.
견적요청
모든 필수 필드를 작성하고 제출을 클릭하세요. 12시간 이내에 이메일로 연락드리겠습니다. 질문이 있으신 경우 [email protected] 에게 메시지를 남기거나 이메일을 보내주시면 최대한 빨리 답변해 드리겠습니다.
재고 61997 PCS
연락처 정보
키워드MC100EP29DTR2G
MC100EP29DTR2G 전자 부품
MC100EP29DTR2G 매상
MC100EP29DTR2G 공급자
MC100EP29DTR2G 유통 업체
MC100EP29DTR2G 데이터 테이블
MC100EP29DTR2G 사진
MC100EP29DTR2G 가격
MC100EP29DTR2G 권하다
MC100EP29DTR2G 최저 가격
MC100EP29DTR2G 찾다
MC100EP29DTR2G 구매
MC100EP29DTR2G 칩숏